Abstract. In this paper, a fast pin assignment optimization method is proposed for improving signal integrity performance of VLSI package. This performance is evaluated by two cost function. Some other methods based on heuristic algorithm can find a good solution for pin assignment problem. Since the solution space is of high dimension, those algorithms require a large time consumption. The proposed pin assignment construction method is guided by the prior knowledge about the optimal solution of pin assignment. It generates a solution by directed construction. Experimental results show that the quality of solution produced by proposed method is better than that by heuristic algorithm and the time consumption is practically negligible.
Introduction
With the rapid increase in VLSI performance and the associated enhancement in their functions, more and more functional circuits are integrated into a single chip. Signal integrity problem due to power and ground (P/G) pin arraignment turns into a critical problem in VLSI designing [1] .
Since the pin assignment problem is NP-complete [2] which conventional optimizer cannot solve. There has been some work in pin assignment problem with heuristic algorithm being implemented. In [3] , the inductance matrix of the package are extracted to calculate the ground noise voltage, then the optimization problem is to minimize it. Recently, [4] has proposed two cost function models to evaluate the mutual inductance and return path quality. They are combined into a single fitness function and the problem is also to minimize it. Heuristic algorithms such as genetic algorithm (GA) and simulate anneal (SA) are used in [4] [5] . These algorithm works well but consumes too much time for iterative computation. However, the optimal solutions are regular. With this prior knowledge, it's possible to find a relatively good solution in an extraordinarily short time. This paper focus on reducing time consumption when dealing with large-scale packages.
Preliminary
For a given package ( Fig. 1 (a) ), all the P/G pin are numbered. A distance matrix ( Fig. 1 (b) ) is derived where its element is the distance between pin i and pin j. If the number of P/G pin is , is of × dimension. The elements on its diagonal are replaced with max , which is larger than any element in and insure the value of the logarithm is positive. To evaluate the power integrity (PI) and signal integrity (SI) performance of a package, two cost functions are derived [4] 
−1, when current between pin i and pin j are in opposite direction 0, when i=j 1, when current between pin i and pin j are in same direction And sum is for SI:
where var denotes to get variance, is the smallest element of the jth column of and min is a vector:
]#(3) Because sum vary in a relatively large range and sum in a small one. sum is multiplied by a relatively large weight . Fitness function for single object genetic algorithm is equal to the summation of sum and weighted sum . In general, a better result has a smaller value. Fig. 2 shows the distribution of sum and sum . Here 1000 results of 9 × 9 package with 25 P/G pins are found by GA and each of them consumes around 3 seconds. Only 8 optimal packages (result in Fig. 3 ) with the smallest value is found and the sum and sum of the them are -163.92 and -2 respectively. Numbers of results
Construction of Pin Assignment
A good return path quality requires a uniform P/G pins distribution. For a 1-dimension package, to get a uniform P/G pin assignment is easy. However, things become complex in a 2-dimension package. The construction procedure is as follows: 1) Initialize scalar shift , inc , t and a vector 1 with alternatively arranged power (P) pins, ground (G) pins and signal (S) pins. 2) Update vector +1 = shift( ).
3) Update package matrix with ×d t -th column = and ( +1)×d t -th column = +1 . 4) Repeat step 2-3 until ( + 1) × t is larger than the number of columns in . 5) Increase shift and repeat step 2-4 to get 1 , 2 , ⋯ , . 6) Calculate sum and sum for each package. 7) Plot curves of sum and sum , select the best package as optimal solution. In step 1, Parameter inc is used to control the number of S pin between two P/G pins and t controls the interval between and +1 . They are initialized according to the ratio between P/G pins and the total number of pins in the package. For a given package, we have:
To find the inc and t that make as close to the actual ratio as possible for initializing step. Grid search method can be used.
In step 2, the function shift( ) works like a shift resister and the shift distance depends on shift .
In step 3, suppose M and D is the period of sum and sum respectively. For any package, we have:
Because sum may remain a constant and sum vary always.
is chosen according to M . Fig. 3 Construction Procedure of a 9*9 package Fig. 3 shows the construction procedure of a 9 × 9 package with 25 P/G pins, here shift = 2, inc = 1 and t = 1. As show in Fig. 3 (a) , the uniform scheme will be broken after shifting directly. To address this problem, some extra pins will be added on the tail of . The number of them can be calculated by add = 2 shift − mod( , 2 shift )#(8) where is the length of . Before shifting, 2 cannot maintain the uniform scheme, but � 2 can after compensating 2 . The extra pins will be abandoned when � 2 is used to construct .
Several pin assignment schemes will be constructed while changing the shifting distance shift . Fig. 4 shows the Numeric curves of packages. On this package, sum remains a constant and sum changes periodically. This plot shows the best shifting distance is 2. After finishing all steps, the result constructed by proposed method is the same as the best found by GA. 
Experiment Results
The Xilinx FPGA XC7VX485T is chosen to validate our construction method. The pinout of this device comprises of three parts: core power part (shown in the orange box), differential-pair part (shown in the red box) and GPIO part. Each part is constructed separately. Fig. 5 (a) shows the solution found by GA [4] , it takes 30 minutes. In another work [6] , it has been reduced to tens of second. Fig. 5 (b) shows another solution constructed by proposed method.
Fig. 5 Experiment Results
The core power part and differential-pair part are the same since they are both small packages. By comparing the GPIO part of each solution. The pin assignment scheme of our solution is more uniform. To make the difference more obvious, a technique called color map assessment [6] is used. 6 shows the color map of the solutions. In Fig. 6 (a) and (b), light yellow area shows the good return path quality while dark area shows the worst. In Fig. 6 (c) and (d) , the blue (cool) area show a negative inductance which means good signal integrity and that of the red(hot) area is poor.
Conclusion
In this paper, a fast pin assignment construction method for large-scale BGA package is proposed. It's guided by the prior knowledge of the optimal solution. It's highly efficient in package designing. If there is a need for a further optimal pin assignment scheme, the solutions found by the proposed method can act as the initial solutions in heuristic algorithms for further optimization [7] .
